

Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) **EP 1 298 694 A1**

(12)

EUROPEAN PATENT APPLICATION

published in accordance with Art. 158(3) EPC

(43) Date of publication:

02.04.2003 Bulletin 2003/14

(51) Int Cl.7: **H01J 1/30**, **H01J 11/02**,
H01J 9/02

(21) Application number: **01930063.1**

(86) International application number:
PCT/JP01/03938

(22) Date of filing: **11.05.2001**

(87) International publication number:
WO 01/086685 (15.11.2001 Gazette 2001/46)

(84) Designated Contracting States:

**AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE TR**

(30) Priority: **11.05.2000 JP 2000138644**

(71) Applicant: **MATSUSHITA ELECTRIC INDUSTRIAL
CO., LTD.**
Kadoma-shi, Osaka 571-8501 (JP)

(72) Inventors:

• **KOTERA, Koichi**
Osaka-shi, Osaka 534-0027 (JP)


• **OOE, Yoshinao**
Kyoto-shi, Kyoto 615-8107 (JP)
• **KONO, Hiroki**
Suita-shi, Osaka 565-0853 (JP)
• **TANAKA, Hiroyosi**
Kyoto-shi, Kyoto 605-0862 (JP)

(74) Representative: **Butcher, Ian James et al**
A.A. Thornton & Co.
235 High Holborn
London WC1V 7LE (GB)

(54) **ELECTRON EMISSION THIN FILM, PLASMA DISPLAY PANEL COMPRISING IT AND METHOD OF MANUFACTURING THEM**

(57) Disclosed are an electron emission thin-film with improved secondary electron emission characteristics compared with conventional ones, a plasma display panel including the electron emission thin-film, and their manufacturing methods. Using a vacuum deposition system, a protective layer that is an MgO thin-film is formed on a dielectric layer formed on a front glass substrate. At the time of deposition, angles that lines linking the central point of a target material for the protective layer respectively with the central point and both ends points of the front glass substrate form with the front glass substrate are exclusively in a range of 30 to 80°. This enables at least some of MgO columnar crystals constituting the protective layer to have flat planes that are inclined with respect to the surface of the thin-film.

FIG.6



EP 1 298 694 A1

Description

Technical Field

[0001] The present invention relates to an electron emission thin-film used as a protective layer in a plasma display panel and the like, and in particular to a technique for improving electron emission characteristics of the electron emission thin-film.

Background Art

[0002] In recent years, among color display devices used for image displays in computers and televisions, field emission display panels and plasma display panels (hereafter simply, "PDPs") are calling attentions as display devices that can realize slim-type panels. Particularly, PDPs are advantageous in their rapid responses and wide viewing angles, and so companies and research institutions are engaged in active developments to widespread PDPs.

[0003] A PDP has the following construction. A front glass substrate on which a plurality of line-shaped electrodes are arranged in parallel, and a back glass substrate on which a plurality of line-shaped electrodes are arranged in parallel are arranged opposed to each other with gap members interposed between them, in such a manner that the electrodes on the front panel and the electrodes on the back panel are perpendicular. A discharge gas is enclosed in a space formed between the front and back glass substrates. On the surface of the front glass substrate opposing to the back glass substrate, a dielectric layer is formed to cover the electrodes arranged on the front glass substrate. Further, a protective layer, which is an electron emission thin-film, is formed on the dielectric layer.

[0004] The PDP is driven in the following way. An address discharge is performed successively between the electrodes on the front glass substrate and the electrodes on the back glass substrate, generating charge on the protective layer surface of cells in which light emission is intended. Then, a sustained discharge is performed between adjacent electrodes on the front glass substrate relating to the cells in which the charge has been generated.

[0005] The protective layer on which charge is generated by an address discharge mainly has two functions. The one function is to protect the dielectric layer and the electrodes against ion bombardment (sputtering) occurring at the time of address discharge. The other function is a so-called memory function to retain charge by emitting secondary electrons at the time of address discharge. To realize these functions, magnesium oxide (MgO) that excels in resistance to sputtering and in secondary electron emission characteristics is commonly used as a material for the protective layer.

[0006] In the field of display devices, demands for higher-definition screens have emerged recently. To

meet the demands, higher-definition screens are realized by increasing the number of electrodes per unit area of each substrate and thereby increasing the number of cells.

[0007] However, the address time to be spent on one cell becomes shorter as a larger number of electrodes are provided to increase the number of cells. The number of secondary electrons emitted from the protective layer at the time of address discharge decreases accordingly, causing the above-described memory function to be degraded. As a result, such a PDP may suffer from erroneous light emission easily occurring along with generation of an erroneous address discharge. With this background, a technique for improving secondary electron emission characteristics of an MgO thin-film is presently being called for.

Disclosure of the Invention

[0008] In view of the above problems, the present invention aims to provide a PDP that includes a protective layer with improved secondary electron emission characteristics and that is less likely to cause erroneous light emission as compared with conventional ones, and to provide a manufacturing method for the PDP. The present invention also aims to provide an electron emission thin-film suitable for the PDP, and a manufacturing method for the electron emission thin-film.

[0009] To achieve the above aims, the electron emission thin-film of the present invention is an electron emission thin-film that is formed on a substrate by densely arranging a plurality of columnar crystals so as to extend from the substrate, the columnar crystals being composed of an electron emission material, wherein at a surface of the thin-film, an exposed end of at least one of the columnar crystals has a flat plane that is inclined with respect to the surface.

[0010] This electron emission thin-film emits a larger number of secondary electrons than conventional ones. The reason for this can be considered that the columnar crystals constituting the thin-film have higher single-crystallinity than conventional ones.

[0011] It is particularly preferable that the flat plane of the at least one of the columnar crystals is inclined at an angle of 5 to 70° with respect to the surface of the thin-film. This is because secondary electron emission characteristics of such columnar crystals are better than those of conventional ones, and so secondary electron emission characteristics of the thin-film are improved.

[0012] Also, when the flat planes of the columnar crystals are equivalent to (100) plane of crystal orientation, the columnar crystals emit a larger number of secondary electrons than when the flat planes of the columnar crystals are equivalent to other planes of crystal orientation, such as (110) plane.

[0013] Also, the extending direction of each of the columnar crystals is equivalent to <211> direction of crystal orientation.

[0014] When the width of each of the columnar crystals is in a range of 100 to 500nm, the columnar crystals are considered to have high single-crystallinity, and accordingly to have improved secondary electron emission characteristics.

[0015] To be more specific, using columnar crystals composed of magnesium oxide enables the electron emission thin-film that excels in secondary electron emission characteristics as well as in resistance to spattering to be formed.

[0016] The above thin-film that excels in secondary electron emission characteristics can be formed by depositing a material for forming the thin-film on a substrate in such a manner that an angle at which the material is incident on the substrate is exclusively in a range of 30 to 80°. According to this method, the electron emission thin-film made up of columnar crystals that excel in single-crystallinity can be formed, and therefore, the number of secondary electrons emitted from the electron emission thin-film can be increased.

[0017] To be more specific, magnesium oxide can be used as the material for forming the thin-film.

[0018] A vacuum deposition method can be employed as a method for forming the electron emission thin-film, thereby enabling the thin-film that excels in secondary electron emission characteristics to be formed in a short time period.

[0019] Also, the plasma display panel of the present invention is a plasma display panel that includes a front panel on which first electrodes and a dielectric glass layer that covers the first electrodes are arranged, and a second panel on which second electrodes are arranged, the first panel and the second panel being arranged in such a manner that the dielectric glass layer and the second electrodes are opposed to each other with gap members being interposed therebetween, an address discharge being performed between the first electrodes and the second electrodes to realize addressing, the plasma display panel characterized in that the dielectric glass layer is covered by a protective layer that protects the dielectric glass layer against spattering occurring at the address discharge, the protective layer is formed by a plurality of columnar crystals composed of an electron emission material, and at a surface of the protective layer, exposed ends of the columnar crystals each have a flat plane that is inclined with respect to the surface of the protective layer.

[0020] In this plasma display panel, the protective layer excels in secondary electron emission characteristics. Therefore, even if the address time is shortened to deal with demands for higher-definition, generation of erroneous light emission occurring along with an erroneous address discharge can be reduced.

[0021] It is particularly preferable that the flat planes of the columnar crystals are inclined at an angle of 5 to 70° with respect to the surface of the protective layer. This is because secondary electron emission characteristics of such columnar crystals are improved in this

case, and accordingly, secondary electron emission characteristics of the protective layer are improved.

[0022] Here, when the flat planes of the columnar crystals are equivalent to (100) plane of crystal orientation, the columnar crystals emit a larger number of secondary electrons than when the flat planes of the columnar crystals are equivalent to other planes of crystal orientation, such as (110) plane.

[0023] To be more specific, the extending direction of each of the columnar crystals is equivalent to <211> direction of crystal orientation.

[0024] Also, when the width of each of the columnar crystals is in a range of 100 to 500nm, the columnar crystals have even higher single-crystallinity, and therefore, the protective layer has improved secondary electron emission characteristics.

[0025] Magnesium oxide can be used as a material for forming the protective layer. In this case, the protective layer excels in secondary electron emission characteristics, and also in resistance to spattering at the time of address discharge.

[0026] Also, the plasma display panel manufacturing method of the present invention may include a protective layer formation step of forming a protective layer on a dielectric glass layer formed on a substrate, wherein in the protective layer formation step, a material for the protective layer is deposited on the substrate in a reduced-pressure atmosphere, in such a manner that an angle at which the material is incident on the substrate is exclusively in a range of 30 to 80°.

[0027] According to this manufacturing method, the protective layer excels in secondary electron emission characteristics. Therefore, the plasma display panel with reduced generation of erroneous light emission occurring along with an erroneous address discharge can be manufactured.

[0028] Also, magnesium oxide can be used as the material for forming the protective layer in the protective layer formation step. In this case, the plasma display panel that excels in secondary electron emission characteristics as well as in resistance to spattering at the time of address discharge can be manufactured.

[0029] Also, a vacuum deposition method can be used as a method for forming the protective layer in the protective layer formation step. By doing so, the protective layer that excels in secondary electron emission characteristics can be formed in a short time period.

Brief Description of the Drawings

[0030] These and other objects, advantages and features of the invention will become apparent from the following description thereof taken in conjunction with the accompanying drawings that illustrate a specific embodiment of the invention. In the drawings:

FIG. 1 is a sectional perspective view schematically showing a part of a PDP relating to a preferred em-

bodiment of the present invention;

FIG. 2 is an enlarged sectional view showing the part of the PDP as viewed from y-axis direction in FIG. 1;

FIG. 3 is a sectional view of the PDP taken along line *b-b'* in FIG. 2;

FIG. 4A is a scanning electron micrograph of a section of a protective layer used in the PDP;

FIG. 4B is a scanning electron micrograph of a plane of the protective layer used in the PDP;

FIG. 5A is a pattern diagram showing columnar crystals in FIG. 4A;

FIG. 5B is a pattern diagram showing a columnar crystal in FIG. 4B;

FIG. 5C is a pattern diagram showing columnar crystals formed using a conventional technique;

FIG. 6 shows a state where the protective layer is formed on a dielectric layer on a front glass substrate, using a vacuum deposition system;

FIG. 7 is a graph showing a secondary electron emissivity of the protective layer plotted for an angle at which a protective layer forming material is incident on a substrate; and

FIG. 8 is a graph showing a secondary electron emissivity of the protective layer plotted for an angle that a flat plane of a columnar crystal in the protective layer forms with a surface of the protective layer.

Best Mode for Carrying Out the Invention

[0031] The following describes a PDP to which the present invention is applied, with reference to the drawings.

<Overall Construction of the PDP>

[0032] FIG. 1 is a sectional perspective view schematically showing the essential components of the PDP of alternating current surface discharge type, as one application example of the present invention. FIG. 2 is a sectional view of the PDP as viewed from y-axis direction in FIG. 1. FIG. 3 is a sectional view of the PDP taken along line *b-b'* in FIG. 2.

[0033] In each figure, z-axis direction corresponds to the thickness direction of the PDP, and x-y plane corresponds to a plane parallel to the panel surface of the PDP.

[0034] As FIG. 1 shows, the PDP is roughly composed of a front panel 10 and a back panel 20 that are arranged opposed to each other.

[0035] The front panel 10 includes a front glass substrate 11, display electrodes 12 and 13, a dielectric layer 14, and a protective layer 15. As FIG. 3 shows, on the opposing surface of the front glass substrate 11, a plurality of pairs of display electrodes 12 and 13 are alternately arranged in parallel. The dielectric layer 14 is arranged to cover surfaces of the electrodes 12 and 13,

and the protective layer 15 is arranged to cover a surface of the dielectric layer 14.

[0036] The front glass substrate 11 is a flat-plate substrate made of a sodium borosilicate glass material, and is arranged at the display direction side.

[0037] The display electrodes 12 and 13 each have a three-layer structure in which a Cr-layer, a Cu-layer, and a Cr-layer are laminated in the stated order. The display electrodes 12 and 13 each have a thickness of about 2 μm . As these display electrodes, metals such as Ag, Au, Ni, and Pt may be used. Further, to provide a large discharge area within each cell, electrodes each formed by combining a narrow Ag electrode onto a wide transparent electrode made of conductive metal oxide, such as ITO (Indium Tin Oxide), SnO_2 , and ZnO, may be used as the display electrodes.

[0038] The dielectric layer 14 is formed to cover the display electrodes 12 and 13 (with a thickness of about 20 μm). As one example, the dielectric layer 14 may be made of a low-melting glass element, such as lead oxide glass and bismuth oxide glass. Lead oxide glass may be made of a mixture of lead oxide, boron oxide, silicon oxide, and aluminum oxide, whereas bismuth oxide glass may be made of a mixture of bismuth oxide, zinc oxide, boron oxide, silicon oxide, and calcium oxide. The dielectric layer 14 has the function of insulating the display electrodes 12 and 13.

[0039] The protective layer 15 is formed to cover the surface of the dielectric layer 14. The protective layer 15 microscopically is a dense layer of columnar crystals that are composed of MgO. The structure of the protective layer 15 is described later in this specification.

[0040] Referring back to FIG. 1, the back panel 20 includes a back glass substrate 21, address electrodes 22, a dielectric layer 23, barrier ribs 24, and phosphor layers 25R, 25G, and 25B.

[0041] The back glass substrate 21 is, as the front glass substrate 11, a flat-plate substrate made of a sodium borosilicate glass material. On the opposing surface of the back glass substrate 21, the address electrodes 22 are arranged in parallel stripes as FIG. 2 shows.

[0042] The address electrodes 22 have, as the display electrodes 12 and 13, a three-layer structure in which a Cr-layer, a Cu-layer, and a Cr-layer are laminated in the stated order. The dielectric layer 23 is formed to cover the address electrodes 22.

[0043] The dielectric layer 23 is a dielectric glass layer containing the same glass element as in the dielectric layer 14 in the front panel 10. The dielectric layer 23 insulates the address electrodes 22.

[0044] The barrier ribs 24 are arranged parallel with the address electrodes 22 on the surface of the dielectric layer 23. Between every adjacent barrier ribs 24, phosphor layers 25R, 25G, and 25B that respectively emit red, green, and blue light are arranged in the stated order.

[0045] The phosphor layers 25R, 25G, and 25B are

each formed by bonding phosphor particles emitting the corresponding one of R, G, and B light.

[0046] The PDP has the following construction. The front panel 10 and the back panel 20 are arranged opposed to each other, and peripheral parts of the front panel 10 and the back panel 20 are sealed by a sealing layer made of a glass frit (not shown). Within a discharge space 26 formed between the front panel 10 and the back panel 20, a discharge gas (e.g., a mixture gas of neon 95vol% and xenon 5vol%) is enclosed at a predetermined pressure (e.g., about 66.5 to 106kPa).

<Construction of the Protective Layer 15>

[0047] FIG. 4A is a scanning electron micrograph of the protective layer 15 as viewed from the side surface of the front panel 10. FIG. 4B is a scanning electron micrograph of the protective layer 15 in FIG. 4A as viewed from the above. Note here that X, Y, and Z axis directions are shown beside each micrograph for ease of explanation. The dielectric layer 14 is formed in the negative direction of Y axis. In FIGS. 4A and 4B, the axis shown by a black point that is an intersection of the X, Y, and Z axes indicates the direction orthogonal to the paper surface.

[0048] As FIG. 4A shows, the protective layer 15 is a dense layer of a plurality of MgO columnar crystals that all extend into one direction. One end of each columnar crystal is exposed.

[0049] As FIG. 4B shows, each of the columnar crystals appears to be substantially triangular as viewed from the above.

[0050] FIG. 5A is a pattern diagram showing the columnar crystals in the protective layer shown in FIG. 4A. FIG. 5B is a pattern diagram showing one of the columnar crystals in the protective layer viewed from the above in FIG. 4B. FIG. 5C is a pattern diagram showing columnar crystals in a conventional protective layer.

[0051] As FIG. 5A shows, a plurality of columnar crystals 31 extend from the dielectric layer 14 in the front panel 10, and a horizontal plane that includes the exposed ends of the columnar crystals constitutes a surface 33 of the protective layer 15.

[0052] Each columnar crystal 31 has, at its exposed end, a flat plane 32 that forms angle α with the surface 33. According to an analysis of crystal orientation using an X-ray diffraction method, the flat plane 32 is equivalent to (100) plane of crystal orientation. Therefore, the columnar crystals 31 are considered to have high single-crystallinity.

[0053] A conventional protective layer is commonly formed by a vacuum deposition method in such a manner that MgO is incident on the substrate substantially at an angle of 90°. As FIG. 5C shows, in such a conventional protective layer, the above-mentioned flat planes are not formed at exposed ends 42 of columnar crystals 41. This can be considered because the columnar crystals 41 are not constructed by single crystals but are

constructed by polycrystals that each are oriented in a different direction.

[0054] The reason for the fact that the columnar crystals 41 constructed by polycrystals are inferior in secondary electron emission characteristics can be considered as follows. The columnar crystals 41 have low single-crystallinity, and so have a number of defects. Therefore, valence electrons flicked out of the columnar crystals 41 when primary electrons are incident on the columnar crystals 41 are less likely to be subject to Bragg reflection caused by a crystal lattice.

[0055] On the other hand, the columnar crystals 31 in the present embodiment are constructed by single crystals, and therefore, the columnar crystals 31 have the flat planes 32 that are equivalent to (100) plane. The columnar crystals 31 that are constructed by single crystals are considered to have high crystallinity and a uniform crystal lattice. Therefore, valence electrons flicked out of the columnar crystals 31 are easily subject to Bragg reflection caused by a crystal lattice. Accordingly, a larger number of secondary electrons are emitted from the columnar crystals 31 due to Bragg reflection than from the conventional columnar crystals.

[0056] The flat planes 32 of the columnar crystals 31 may be made as equivalent to (110) plane or (100) plane, by changing a temperature of the substrate, a pressure, etc., at the time of deposition. Particularly, it is experimentally verified that the flat planes 32 being made as equivalent to (100) plane have the best secondary electron emission characteristics. It should be noted here that the flat planes 32 may be made as equivalent to (111) plane. However, the flat planes 32 made as equivalent to (111) plane are not flat, and are inferior to the flat planes 32 equivalent to (110) plane, in secondary electron emission characteristics.

[0057] It is preferable to set the angle α that each flat plane 32 forms with the surface 33 in a range of 5 to 70°, where the number of emitted secondary electrons is larger than conventional cases. It is more preferable to set the angle α in a range of 5 to 55°, and still more preferable in a range of 10 to 40°. The reason for this can be considered as follows. With the angle α being in a range of 5 to 70°, the experimental results of the practical examples show that the number of emitted secondary electrons is larger than conventional cases for some reasons. With the angle α being in a range of 5 to 55°, or further in a range of 10 to 40°, the number of emitted secondary electrons is still larger.

[0058] Here, it is preferable that the size of the columnar crystals 31 is larger. To be more specific, it is preferable that the width w being the widest part of each columnar crystal 31 (see FIG. 5B) is in a range of 100 to 500nm. This range is determined based on the following consideration. A columnar crystal with the width w being less than 100nm has low single-crystallinity, and emits a smaller number of secondary electrons. On the other hand, a columnar crystal with the width w being 500nm or more is difficult to form.

[0059] The protective layer 15 that is made up of the above-described columnar crystals is a thin-film that excels in secondary electron emission characteristics. In such a PDP, therefore, an address discharge can be performed in a preferable manner even with short address time, and further, generation of erroneous light emission can be reduced.

<Manufacturing Method for the PDP>

[0060] The following describes a method for manufacturing the PDP. The PDP is manufactured by first forming the front panel 10 and the back panel 20, and then bonding the front panel 10 and the back panel 20 together.

① Forming the Front Panel 10

[0061] The front panel 10 is formed as follows. The display electrodes 12 and 13 are formed on the front glass substrate 11, and the dielectric layer 14 is formed to cover the display electrodes 12 and 13. Then, the protective layer 15 is formed on the surface of the dielectric layer 14.

[0062] The display electrodes 12 and 13 each have a three-layer structure of a Cr-layer, a Cu-layer, and a Cr-layer, and each are formed by continuously sputtering Cr, Cu, and Cr in the stated order.

[0063] The dielectric layer 14 is formed to have a thickness of about 20 μm by applying a paste of a mixture of, for example, PbO 70wt%, B_2O_3 14wt%, SiO_2 10wt%, Al_2O_3 5wt%, and an organic binder (α -terpineol in which 10% of ethyl cellulose is dissolved) by screen printing, and then baking the paste at 520°C for 20 minutes.

[0064] The protective layer 15 is made of MgO. The protective layer 15 may be formed by sputtering, but here, it is formed by a vacuum deposition method using MgO as a target. A method for forming the protective layer 15 is described in detail later in this specification.

② Forming the Back Panel 20

[0065] The back panel 20 is formed as follows. The address electrodes 22 are formed on the back glass substrate 21 by continuously forming layers of Cr, Cu, and Cr in the stated order in the same manner as that for the display electrodes 12 and 13.

[0066] Following this, the dielectric layer 23 is formed by applying a paste containing a lead glass material by screen printing, and baking the applied paste in the same manner as that for the dielectric layer 14. Here, a lead glass material paste into which TiO_2 particles are added may be used, for the purpose of reflecting visible light emitted by the phosphor layers 25R, 25G, and 25B.

[0067] The barrier ribs 24 are formed by repeatedly applying a barrier rib paste containing a glass material using screen printing, and then baking the paste.

[0068] Following this, the phosphor layers 25R, 25G, and 25B are formed by applying phosphor ink in every groove formed between adjacent barrier ribs 24, for example, by an ink jet method.

③ Completing the PDP by Bonding the Panels Together

[0069] Following this, peripheral parts of the front panel 10 and the back panel 20 formed in the above-described way are bonded together using a glass material for a sealing layer. Then, the discharge space 26 divided by the barrier ribs 24 is exhausted to create a high vacuum (e.g., 8×10^{-7} Torr), and a discharge gas (e.g., an He-Xe inert gas or an Ne-Xe inert gas) is enclosed in the discharge space 26 at a predetermined pressure (e.g., 66.5kPa to 106kPa), to complete the PDP.

[0070] When the PDP is driven to perform display, a driving circuit (not shown) is mounted on the electrodes 12, 13, and 21. An address discharge is performed between display electrodes 12 (13) and address electrodes 21 in cells in which light emission is intended, to generate wall charge in the intended cells. Then, a sustained discharge is performed by applying a pulse voltage between the display electrodes 12 and 13, to drive the PDP so as to perform display.

④ Method for Forming the Protective Layer 15

[0071] The protective layer 15 is formed using the vacuum deposition method that is characterized by high-speed film formation and relatively easy deposition even for a large substrate.

[0072] FIG. 6 shows a schematic construction of a vacuum deposition system 50.

[0073] As the figure shows, the vacuum deposition system 50 includes a chamber 51 that is a closed chamber, a vacuum pump for depressurizing the inner space of the chamber 51, a heater (not shown) for heating a target 52 that is composed of MgO, and a heater (not shown) for heating the front glass substrate 53.

[0074] Within the chamber 51, the front glass substrate 53 on which the dielectric layer 14 is formed, and the target 52 that is composed of MgO are fixed by holders (not shown). The front glass substrate 53 and the target 52 are fixed in such a manner that the dielectric layer 14 on the front glass substrate 53 forms a predetermined angle with the target 52.

[0075] By setting this angle in a predetermined range described later, the protective layer that is made up of columnar crystals constructed by single crystals described above can be formed.

[0076] The central point of the target 52 is referred to as point P0, the central point of the dielectric layer 54 on the front glass substrate 53 is referred to as point P1, and both ends of the dielectric layer 54 on the front glass substrate 53 are referred to as points P2 and P3.

[0077] Angles that straight lines linking point P0 and each of points P1, P2, and P3 form with the surface of

the dielectric layer 54 are respectively referred to as angles β_1 , β_2 , and β_3 . It is preferable that the target 52 and the front glass substrate 53 are fixed in such a manner that the angles β_1 , β_2 , and β_3 are each exclusively within a range of 30 to 80°, and that the target material is not incident on the substrate at any angle out of this range. By doing so, the above-described angle that the flat plane 32 forms with the surface 33 can be fallen within a range of 5 to 70°, although it may depend on temperature conditions. More preferably, each of the angles β_1 , β_2 , and β_3 is in a range of 45 to 80°, and still more preferably, in a range of 50 to 70°. By doing so, the single-crystallinity of the formed protective layer is considered to be improved for some reasons, resulting in secondary electron emission characteristics of the protective layer being improved remarkably. The deposition of the target 52 at such angles results in the protective layer 15 that excels in the secondary electron emission characteristics.

[0078] It should be noted here that the inner space of the chamber 51 is depressurized to about 1×10^{-2} Pa by the vacuum pump at the time of deposition. By heating the target 52 to a temperature of 2000°C or higher with the use of the heater, MgO deposits on the dielectric layer 54 on the front glass substrate 53, thereby forming the protective layer. Also, it is preferable to heat the front glass substrate 53 to approximately 150 to 300 °C, and more preferably to approximately 200°C. This is because experimental results verify that beyond this temperature range columnar crystals are formed to have low single-crystallinity. Also, when the front glass substrate 53 is small or when the distance between the target 52 and the front glass substrate 53 is large, the angles β_1 , β_2 , and β_3 may be regarded as substantially the same.

<Effects>

[0079] As described above, the vacuum deposition that makes the target material incident on the substrate at a predetermined angle enables the protective layer that excels in secondary electron emission characteristics to be formed in a relatively short time period (about 5 minutes).

[0080] To be more specific, the protective layer formed in this way is a dense layer of columnar crystals that excel in single-crystallinity. Each columnar crystal has high single-crystallinity, and further, has, at its exposed end, a flat plane equivalent to (100) plane that forms a predetermined angle with the surface of the protective layer. This protective layer, therefore, has remarkably improved secondary electron emission characteristics as compared with a conventional protective layer.

[0081] In the PDP including such a protective layer, an address discharge can be performed in a preferable manner even with short address time, and generation of erroneous light emission can be reduced as com-

pared with conventional cases.

<Practical Examples>

(1) Samples of Practical Examples

[Samples S1 to S6 of Practical Examples]

[0082] For samples S1 to S6 of practical examples, protective layers made of MgO were formed on glass substrates using the vacuum deposition method described in the above embodiment, each varying in the angle β_1 that the straight line linking the central point of the target (MgO) and the central point of the glass substrate forms with the glass substrate at the time of vacuum deposition. For samples S1 to S6, the angle β_1 was respectively set at 80°, 70°, 60°, 50°, 40°, and 30°.

[Samples S7 to S14 of Practical Examples]

[0083] For samples S7 to S14 of practical examples, protective layers made of MgO were formed on glass substrates using the vacuum deposition method described in the above embodiment, each varying in the angle α that the flat plane of the columnar crystal forms with the surface of the protective layer. For samples S7 to S14, the angle β_1 that the target (MgO) forms with the glass substrate was adjusted at the time of vacuum deposition in such a manner that the angle α was respectively set at 5°, 10°, 20°, 30°, 40°, 50°, 60° and 70°.

(2) Samples of Comparative Examples

[Sample R1 of Comparative Example]

[0084] For sample R1 of a comparative example, a protective layer was formed on a glass substrate using the same method as that for samples S1 to S6 of the practical examples. Note here that this sample of the comparative example differs from the samples of the practical examples in that the angle β_1 was set at 90° at the time of vacuum deposition.

[Sample R2 of Comparative Example]

[0085] For sample R2 of a comparative example, a protective layer was formed on a glass substrate using the same method as that for samples S7 to S14 of the practical examples. Note here that this sample of the comparative example differs from the samples of the practical examples in that the angle β_1 formed by the glass substrate with the target was adjusted at the time of vacuum deposition in such a manner that the angle α was set at 0°.

[0086] It should be noted that at the time of vacuum deposition of the protective layer for each of the samples of the practical examples and the samples of the comparative examples, the pressure within the vacuum dep-

osition system was set at $1 \cdot 10^{-2}$ Pa, and the glass substrate was heated to 200°C.

(3) Experiments

① Experimental Method

[0087] For the samples of the practical examples and the samples of the comparative examples, the number of emitted secondary electrons was measured. The measured numbers of emitted secondary electrons were compared and examined, for various values of the angle $\beta 1$ at which the target material was incident on the glass substrate, and for various values of the angle α that the flat plane of the columnar crystal formed with the surface of the protective layer.

② Experimental Conditions

[0088]

Irradiation Ion: Ne ion
Acceleration Voltage: 500V

[0089] The above acceleration voltage was applied to accelerate irradiation of the protective layer with Ne ions, and the number of secondary electrons emitted from the protective layer was detected by a collector.

(4) Results and Considerations

[0090] FIGS. 7 and 8 show the experimental results.

[0091] FIG. 7 shows the experimental results relating to samples S1 to S6 of the practical examples and sample R1 of the comparative example. The figure shows a secondary electron emissivity plotted for the angle $\beta 1$ at which the target material is incident on the glass substrate. It should be noted here that the "secondary electron emissivity" is a ratio of the number of secondary electrons emitted from each sample with respect to the number of secondary electrons emitted from sample R1 of the comparative example.

[0092] As the figure shows, when the angle of incidence $\beta 1$ at the time of vacuum deposition is in a range of 30 to 80°, the protective layer emits a larger number of secondary electrons than the protective layer of sample R1 of the comparative example (90°) that corresponds to a conventional technique. In particular, when the angle of incidence $\beta 1$ is in a range of 45 to 80°, the number of emitted secondary electrons is twice or more of that of the comparative example. Further, when the angle of incidence $\beta 1$ is in a range of 50 to 70°, the number of emitted secondary electrons is 2.2 times or more of that of the comparative example. This range of 50 to 70°, therefore, is considered the most preferable in view of increasing the number of secondary electrons to be emitted.

[0093] FIG. 8 shows the experimental results relating

to samples S7 to S14 of the practical examples and sample R2 of the comparative example. The figure shows a secondary electron emissivity plotted for the angle $\alpha 1$ that the flat plane of the columnar crystal forms with the surface of the protective layer. It should be noted here that the "secondary electron emissivity" is a ratio of the number of secondary electrons emitted from each sample with respect to the number of secondary electrons emitted from sample R2 of the comparative example.

[0094] As the figure shows, when the angle of incidence $\beta 1$ is in a range of 5 to 70°, the protective layer emits a larger number of secondary electrons than the protective layer of sample R2 of the comparative example. In particular, when the angle of incidence $\beta 1$ is in a range of 5 to 55°, the number of emitted secondary electrons is twice or more of that of the comparative example. Further, the angle of incidence $\beta 1$ being in a range of 10 to 40° is considered the most preferable because the number of emitted secondary in this range is 2.3 times or more of that of the comparative example.

[0095] It should be noted here that little difference was observed in resistance against spattering for the samples of the practical examples and the comparative examples.

<Modifications>

[0096]

① Although the above embodiment describes the case where a layer made of MgO is used as a protective layer, the same effect of the present invention can be obtained when a layer made of a material having a face-centered cubic lattice crystal structure, such as beryllium oxide, calcium oxide, strontium oxide, and barium oxide, is used.

② The above embodiment describes the case where the protective layer is formed using a vacuum deposition method. An electron beam (EB) deposition method may be used as this vacuum deposition method. Further, the same effect of the present invention can be obtained when sputtering is used instead of the vacuum deposition method.

③ Although the above embodiment describes the case where a thin-film that excels in secondary electron emission characteristics is used as a protective layer of a PDP, the present invention should not be limited to such. The present invention can be applied to a thin-film used in a cathode of a field emission display panel for which improved electron emission characteristics is desired.

Industrial Application

[0097] A display panel such as a PDP that is manufactured using the electron emission thin-film of the present invention is effective as a display panel for use

in a computer, a television, and the like, and is particularly effective as a display panel for which high definition is required.

Claims

1. An electron emission thin-film that is formed on a substrate by densely arranging a plurality of columnar crystals so as to extend from the substrate, the columnar crystals being composed of an electron emission material,
wherein at a surface of the thin-film, an exposed end of at least one of the columnar crystals has a flat plane that is inclined with respect to the surface.
2. An electron emission thin-film according to Claim 1, wherein the flat plane of the at least one of the columnar crystals is inclined at an angle of 5 to 70° with respect to the surface.
3. An electron emission thin-film according to Claim 1, wherein the flat plane of the at least one of the columnar crystals is equivalent to (100) plane of crystal orientation.
4. An electron emission thin-film according to Claim 1, wherein an extending direction of each of the columnar crystals is equivalent to <211> direction of crystal orientation.
5. An electron emission thin-film according to Claim 1, wherein a width of each of the columnar crystals is in a range of 100 to 500nm.
6. An electron emission thin-film according to Claim 1, wherein the columnar crystals are composed of magnesium oxide.
7. An electron emission thin-film formation method for forming an electron emission thin-film on a substrate by depositing a material for the thin-film on the substrate in a reduced-pressure atmosphere,
wherein the material is deposited on the substrate in such a manner that an angle at which the material is incident on the substrate is exclusively in a range of 30 to 80°.
8. An electron emission thin-film formation method according to Claim 7,
wherein the material for forming the thin-film is magnesium oxide.
9. An electron emission thin-film formation method according to Claim 7,
wherein a vacuum deposition method is employed to form the electron emission thin-film.
10. A plasma display panel that includes a front panel on which first electrodes and a dielectric glass layer that covers the first electrodes are arranged, and a second panel on which second electrodes are arranged, the first panel and the second panel being arranged in such a manner that the dielectric glass layer and the second electrodes are opposed to each other with gap members being interposed therebetween, an address discharge being performed between the first electrodes and the second electrodes to realize addressing,
the plasma display panel **characterized in that**
the dielectric glass layer is covered by a protective layer that protects the dielectric glass layer against spattering occurring at the address discharge,
the protective layer is formed by a plurality of columnar crystals composed of an electron emission material, and
at a surface of the protective layer, exposed ends of the columnar crystals each have a flat plane that is inclined with respect to the surface of the protective layer.
11. A plasma display panel according to Claim 10, wherein the flat plane of each of the columnar crystals is inclined at an angle of 5 to 70° with respect to the surface of the protective layer.
12. A plasma display panel according to Claim 10, wherein the flat plane of each of the columnar crystals is equivalent to (100) plane of crystal orientation.
13. A plasma display panel according to Claim 10, wherein an extending direction of each of the columnar crystals is equivalent to <211> direction of crystal orientation.
14. A plasma display panel according to Claim 10, wherein a width of each of the columnar crystals is in a range of 100 to 500nm.
15. A plasma display panel according to Claim 10, wherein the columnar crystals are composed of magnesium oxide.
16. A plasma display panel manufacturing method including,
a protective layer formation step of forming a protective layer on a dielectric glass layer formed on a substrate,
wherein in the protective layer formation step, a material for the protective layer is deposited on the substrate in a reduced-pressure atmosphere, in such a manner that an angle at which the material is incident on the substrate is exclusively in a range

of 30 to 80°.

17. A plasma display panel manufacturing method according to Claim 16,
wherein the material for forming the protective layer is magnesium oxide. 5
18. A plasma display panel manufacturing method according to Claim 16,
wherein in the protective layer formation step, 10
a vacuum deposition method is employed to form the protective layer.

15

20

25

30

35

40

45

50

55

FIG.1




FIG.2




FIG.3




FIG.4A





FIG.4B





FIG.5A




FIG.5B




FIG.5C





FIG.6



50

FIG.7





FIG.8



INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP01/03938

A. CLASSIFICATION OF SUBJECT MATTER Int.Cl. ⁷ H01J1/30, 11/02, H01J9/02		
According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) Int.Cl. ⁷ H01J1/30, 11/02, H01J9/02		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Jitsuyo Shinan Koho 1926-1996 Toroku Jitsuyo Shinan Koho 1994-2001 Kokai Jitsuyo Shinan Koho 1971-2001 Jitsuyo Shinan Toroku Koho 1996-2001		
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) JICST		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	JP 11-176325 A (Fujitsu Limited), 02 July, 1999 (02.07.99), Full text; Figs. 2, 3, 5	1, 2, 5-11, 14
Y	Full text; Figs. 2, 3, 5 (Family: none)	3, 4, 12, 13, 15-18
Y	JP 10-125237 A (Matsushita Electric Ind. Co., Ltd.), 15 May, 1998 (15.05.98), & EP 779643 A2 & US 5770921 A & KR 97051640 A & US 5993543 A	3, 4, 12, 13
X	JP 58-155619 A (N.V. Philips Gloeilampenfabrieken), 16 September, 1983 (16.09.83), Full text; Fig. 1 & EP 87826 A & DE 3205746 A & ES 8401674 A & ES 8403242 A & US 4524297 A & CA 1194089 A	1, 2, 5
X	JP 10-149760 A (Toshiba Corporation), 02 June, 1998 (02.06.98), Full text; Fig. 11 & US 6097138 A & KR 98024794 A	1, 2
<input checked="" type="checkbox"/> Further documents are listed in the continuation of Box C. <input type="checkbox"/> See patent family annex.		
* Special categories of cited documents: "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier document but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art "&" document member of the same patent family		
Date of the actual completion of the international search 03 August, 2001 (03.08.01)		Date of mailing of the international search report 14 August, 2001 (14.08.01)
Name and mailing address of the ISA/ Japanese Patent Office		Authorized officer
Facsimile No.		Telephone No.

Form PCT/ISA/210 (second sheet) (July 1992)

INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP01/03938

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	JP 8-138531 A (Toppan Printing Co., Ltd.), 31 May, 1996 (31.05.96), Par. Nos. [0057] to [0060]; Fig. 3 (Family: none)	1, 2, 7, 9
X	JP 7-335116 A (Toshiba Corporation), 22 December, 1995 (22.12.95), Full text; Fig. 5 (Family: none)	1, 2
X	JP 2000-123745 A (Matsushita Electric Ind. Co., Ltd.), 28 April, 2000 (28.04.00), Full text; Fig. 5 (Family: none)	1-6, 10-15
A	JP 2001-118518 A (Matsushita Electric Ind. Co., Ltd.), 27 April, 2001 (27.04.01), Full text; Fig. 6 (Family: none)	1-18
EX	JP 2001-135238 A (Yugen Kaisha Display Kenkyusho), 18 May, 2001 (18.05.01), Full text; Fig. 2 (Family: none)	1, 2, 6-11, 15-18

Form PCT/ISA/210 (continuation of second sheet) (July 1992)